The AI hunger is placing new demands on chip development. Monolithic SoCs are increasingly reaching technical and economic limits. Arm promises an alternative with chiplets.
CSA: Arm is working on the "Chiplet System Architecture" for an open market.
(Image: AI-generated)
Chiplets consist of modular, reusable building blocks that can be combined into individual system-on-chip solutions. However, for this architecture to truly scale, binding standards are required. Arm is working on exactly this with the Chiplet System Architecture (CSA) approach – an open framework for interoperable and reusable chiplet components.
Chiplets as a Response to Specialized AI Requirements
"Ultimately, chiplets will only gain acceptance if they are easy for software developers to use," Eddie Ramirez of Arm is certain. They can be specifically tailored to concrete computing tasks – for example, through the choice of specialized computing or memory components. AI workloads come with particular requirements: A language model in the data center requires different resources than a neural network in an autonomous vehicle or a machine learning module on an edge device. The consequence is a multitude of different design points, which can hardly be efficiently covered with traditional SoCs. Their modular structure allows computing, memory, and I/O components to be flexibly combined.
Especially in data centers, traditional SoC architectures are reaching physical and economic limits. The number of parameters in AI models is now doubling within a few months, while efficiency gains through smaller process nodes are increasingly stagnating. At the same time, energy demand is rising rapidly.
For generic chip systems, it is becoming increasingly difficult to efficiently handle all workloads. The use of individual functional modules creates new opportunities for tailored computing components.
From Semi-Custom Designs to Modular Reuse
How will chiplets change system design?
(Image: Arm)
Currently, chiplet-based systems are mostly implemented as semi-custom designs by individual manufacturers. In this process, a company develops all the required modules itself – a labor-intensive process that hardly allows for economies of scale. The result: high development costs, duplicated qualification efforts, and low flexibility. From Arm's perspective, this model is not sustainable in the long term – especially considering the aspect of Total Cost of Ownership (TCO).
"If a single provider develops all chiplets, costs rise – and the TCO model becomes hardly sustainable," warns Eddie Ramirez. Only through comprehensive reuse – across product lines, generations, and manufacturers – do chiplets unleash their economic potential. This not only lowers TCO, but also significantly reduces development and qualification efforts.
The goal: reuse instead of customization – with positive TCO instead of increasing complexity. Similar to the principle of platform economics, the same could apply to chip design: Those who focus on reusable components instead of exclusive custom solutions not only reduce costs but also accelerate innovation. Chiplets would thus become what containers have become for software development: portable, standardized, combinable. This requires a consistently modular architecture – with clearly defined interfaces, standardized communication protocols, and interoperable control components. This opens up new business models, such as an open market for standardized chiplet components that can be flexibly assembled into SoCs. Ramirez sums it up: The industry needs a market "where chiplets are viewed as products and not as individual solutions."
The Path to an Open Chiplet Architecture
The Chiplet System Architecture by Arm introduced
(Image: Arm)
To achieve the goal of a marketable chiplet modular system, Arm defines not only electrical interfaces with the CSA (Chiplet System Architecture) but also a holistic architectural model. This includes several fundamental principles that are embedded in the CSA specification:
No Hidden State: Alle internen Zustände der Chiplets müssen explizit dokumentiert sein, um eine zuverlässige Systeminitialisierung zu ermöglichen.
Unified Discovery: Ein einheitliches Verfahren zur automatisierten Erkennung der Chiplets im System reduziert Integrationsaufwand.
Scalable Boot: Die Systemstartprozesse müssen flexibel auf unterschiedliche Kombinationen von Chiplets reagieren können.
Manageable Security: Sicherheitsfunktionen, etwa zur Authentifizierung oder Verschlüsselung, werden als systemweite Dienste gedacht.
Implementation is ensured by a tiered control model:
Ein zentraler CSA Manager koordiniert die Systeminitialisierung und Firmwareverteilung.
Jeder Chiplet besitzt einen lokalen Chiplet Controller, der Konfigurationsdaten entgegennimmt und sicherheitskritische Funktionen kapselt.
This architectural model is intended to enable the integration of chiplets from different manufacturers into a SoC under common rules – without proprietary special solutions. The focus is not solely on the electrical connection but also on aspects such as security, system control, and firmware integration.
Standardization beyond the physical level
(Image: Arm)
Protocols such as UCIE, AMBA CHI, or the CSA specification define how chiplets communicate with each other physically and logically. The CSA specification includes mechanisms for automated chiplet discovery, standardized power domains, defined boot and reset sequences, as well as protocols for error handling and system monitoring. This is the only way to reliably combine components of different origins without requiring significant integration effort. Arm is actively working to establish and further develop these standards – always with the goal of reducing development complexity and promoting the reusability of designs.
Standardization thus becomes a prerequisite for a functioning chiplet market, both on a technical and procedural level. Only through uniform rules can heterogeneous components be securely integrated and manufactured on an industrial scale. "What we have been missing is a systemic view of the architecture – not just the physical interfaces," says Ramirez.
Date: 08.12.2025
Naturally, we always handle your personal data responsibly. Any personal data we receive from you is processed in accordance with applicable data protection legislation. For detailed information please see our privacy policy.
Consent to the use of data for promotional purposes
I hereby consent to Vogel Communications Group GmbH & Co. KG, Max-Planck-Str. 7-9, 97082 Würzburg including any affiliated companies according to §§ 15 et seq. AktG (hereafter: Vogel Communications Group) using my e-mail address to send editorial newsletters. A list of all affiliated companies can be found here
Newsletter content may include all products and services of any companies mentioned above, including for example specialist journals and books, events and fairs as well as event-related products and services, print and digital media offers and services such as additional (editorial) newsletters, raffles, lead campaigns, market research both online and offline, specialist webportals and e-learning offers. In case my personal telephone number has also been collected, it may be used for offers of aforementioned products, for services of the companies mentioned above, and market research purposes.
Additionally, my consent also includes the processing of my email address and telephone number for data matching for marketing purposes with select advertising partners such as LinkedIn, Google, and Meta. For this, Vogel Communications Group may transmit said data in hashed form to the advertising partners who then use said data to determine whether I am also a member of the mentioned advertising partner portals. Vogel Communications Group uses this feature for the purposes of re-targeting (up-selling, cross-selling, and customer loyalty), generating so-called look-alike audiences for acquisition of new customers, and as basis for exclusion for on-going advertising campaigns. Further information can be found in section “data matching for marketing purposes”.
In case I access protected data on Internet portals of Vogel Communications Group including any affiliated companies according to §§ 15 et seq. AktG, I need to provide further data in order to register for the access to such content. In return for this free access to editorial content, my data may be used in accordance with this consent for the purposes stated here. This does not apply to data matching for marketing purposes.
Right of revocation
I understand that I can revoke my consent at will. My revocation does not change the lawfulness of data processing that was conducted based on my consent leading up to my revocation. One option to declare my revocation is to use the contact form found at https://contact.vogel.de. In case I no longer wish to receive certain newsletters, I have subscribed to, I can also click on the unsubscribe link included at the end of a newsletter. Further information regarding my right of revocation and the implementation of it as well as the consequences of my revocation can be found in the data protection declaration, section editorial newsletter.
Cooperation Instead of Silos: The Ecosystem is Growing
Accelerating market launch: A chiplet supply chain
(Image: Arm)
For chiplets to become scalable and economical, more than just technical standards are needed. A functioning ecosystem is also required. This is exactly what Arm is working on with the "Total Design" program. The goal is to bring together all relevant players along the value chain: IP providers, foundries, EDA tool manufacturers, design houses, and OEMs. This network aims to ensure that chiplets are not only developed but also efficiently combined, manufactured, and integrated into products.
A concrete example is the LeapFrog project. Among the participating partners, in addition to Arm itself, are companies like Cadence and Synopsys (EDA), GlobalFoundries (Foundry), MediaTek (SoC), as well as several system providers. This cross-section of the industry demonstrates how broad the cooperative basis for standardized chiplet systems has become. "With LeapFrog, we are showing that it is possible to build a system with multiple partners that delivers more performance than a conventional GPU and is three times as efficient," says Ramirez.
Multiple companies contribute specialized chiplets, which merge into a powerful, energy-efficient overall system through standardized interfaces. Collaboration along the entire development chain thus becomes a key competency.
LeapFrog also demonstrates that chiplets developed once can be reused in multiple products – a key advantage for time-to-market and TCO. Involved are not only SoC designers but also EDA providers, IP developers, manufacturers, and OEMs. The project serves not only as a technology demo but also as a prototype for a scalable approach to combining standardized chiplets into market-ready systems.
"It is a good sign that OEMs are now no longer asking only for SoCs in their RFIs, but for chiplets," reports Ramirez. Demand is starting to shift – away from monolithic design towards modular thinking.
Technical Key Topics: Firmware, Security, and Packaging
The path to a standardized and widely adopted chiplet architecture is technically challenging. Three key areas are in focus: security, firmware, and packaging.
"When you split designs, the firmware becomes more complex. We need to work on modular approaches," explains Ramirez. This refers to frameworks that enable configurable firmware components, such as scalable boot sequences and standardized management interfaces for chiplet combinations. The goal is a dynamic firmware structure that automatically adapts to the system configuration, comparable to modular driver architectures in software development. Instead of monolithic code, firmware structures are needed that dynamically adapt to different chiplet combinations.
Security is not only about protecting individual components but also about secure communication and trust-building between chiplets – a challenge when multiple providers are involved. Finally, packaging poses a key hurdle: For chiplets from various sources to work reliably together in a system, differences in manufacturing technologies, thermal design, and physical interfaces must be technically addressed, for example through coordinated packaging standards and testing methods.
Chiplet interfaces
(Image: Arm)
A key aspect here is the chain of trust: To securely integrate chiplets from different providers, mechanisms such as signed firmware packages, certificate chains, and independent security anchors at the hardware level are required. Building trust thus becomes a dynamic task – not as an add-on, but as an integral part of the system architecture. Close coordination between chip developers, foundries, and OSATs is crucial here.
Conclusion: Standardized chiplets open up new possibilities
The transition to standardized chiplet architectures is on the verge of a turning point, comparable to the shift from proprietary server hardware to open cloud platforms. What has long been a reality in software, namely modular, reusable components, could trigger a paradigm shift in chip development.
This development requires not only technical standards but also coordinated alignment of interests within the ecosystem, as well as trust across company boundaries. Only then can an open market for chiplets be established that is more than just a technical promise.
The decisive factor will be whether manufacturers, tool providers, foundries, and OEMs can be committed to common interfaces and architectural principles. If successful, chiplets could not only shorten development cycles and make designs more flexible but also establish a new economy of modular semiconductor platforms, similar to how software libraries and platform APIs have shaped the IT world. (mc)